Developing a 3D layout for wafer fabrication plants

B. Golany, A. Gurevich, E. Paz Puzailov

Research output: Contribution to journalArticlepeer-review

Abstract

Wafer fabrication plants (FABs), are typically arranged in two dimensional (2D) layouts on a single floor. These layouts imply various constraints on the work-in-process (WIP) and the material handling systems. In contrast, automated storage/retrieval systems (AS/RS) are arranged in 3D aisles, where each aisle is served by a robotic arm that moves back and forth between the aisle's entrance point and its storage locations. This paper offers an AS/RS-based 3D layout for FABs. First, a general 3D layout design problem is formulated and a heuristic algorithm is developed to solve it. Then, the proposed layout is evaluated with respect to its 2D counterpart, and the scenarios in which the former may outperform the latter, more conventional, layout are specified. Finally, the performance of the proposed 3D layout is compared to a corresponding 2D layout through a simulation which is based on actual data taken from the semiconductor industry.

Original languageEnglish
Pages (from-to)664-677
Number of pages14
JournalProduction Planning and Control
Volume17
Issue number7
DOIs
StatePublished - 1 Oct 2006

Keywords

  • 3D layouts
  • Layout planning
  • Quadratic assignment problem
  • Simulated annealing
  • Simulation
  • Wafer fabrication plants

ASJC Scopus subject areas

  • Computer Science Applications
  • Strategy and Management
  • Management Science and Operations Research
  • Industrial and Manufacturing Engineering

Fingerprint

Dive into the research topics of 'Developing a 3D layout for wafer fabrication plants'. Together they form a unique fingerprint.

Cite this