Optimization of integrated 0.18μm nLDMOS, for power management ICs rated at 40-60V

Amit Tannenbaum, David Mistele, Yinnon Stav

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

5 Scopus citations

Abstract

Dimensions Optimization of LDMOS (Laterally Diffused Metal Oxide Semiconductor) Field Effect Transistors, utilizing SOX (Step Oxide) for drift region structuring, is studied. Using TCAD modeling and subsequent layout and process variations, based on TowerJazz's 0.18μm BCD (Bipolar-CMOS-DMOS) process, state-of-the-art BV (Breakdown Voltage) and Rdson (On-resistance) are achieved. The figures of merit for voltage rated applications up to 50V are similar or better compared to more complex approaches. Drift length, ratio of field-plate-length over SOX, as well as SOX thickness variations, enable very competitive BV / Rdson rates of > 55V / 30mΩ mm2. Fabricated devices demonstrated similar figure of merit and a BV range up to 70V.

Original languageEnglish
Title of host publication2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017
Pages1-5
Number of pages5
ISBN (Electronic)9781538631690
DOIs
StatePublished - 28 Jun 2017
Externally publishedYes
Event2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017 - Tel-Aviv, Israel
Duration: 13 Nov 201715 Nov 2017

Publication series

Name2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017
Volume2017-November

Conference

Conference2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017
Country/TerritoryIsrael
CityTel-Aviv
Period13/11/1715/11/17

Keywords

  • Breakdown voltage
  • LDMOS
  • PMIC
  • Power MOSFET
  • TCAD

ASJC Scopus subject areas

  • Radiation
  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Optimization of integrated 0.18μm nLDMOS, for power management ICs rated at 40-60V'. Together they form a unique fingerprint.

Cite this