RISC-V AND MACHINE LEARNING ACCELERATOR HACKATHON – ENHANCING UNDERGRADUATE STUDENTS’ PERCEPTIONS OF ESSENTIAL CHIP DESIGN SKILLS

F. Gabbay, B. Salomon, R. Cohen, Y. Stav

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

The demand for chip design skills has never been as high as it is today. While semiconductor companies struggle to hire skilled students and engineers, the design complexity of VLSI (very large-scale integration) systems is continuously growing. Such technological challenges potentially introduce an entry barrier that prevents many students from expanding their VLSI knowledge and design skills. Furthermore, it has become even more challenging to attract students to this field because of competition from new emerging domains such as data sciences and cyber and mobile applications.

In this paper we present a novel hackathon that aims to deepen undergraduate students’ insight of digital hardware design skills while demonstrating its broader contexts in machine learning computational acceleration. The hackathon theme introduced a design challenge of a machine learning accelerator in conjunction with a RISC-V microprocessor on an FPGA (field-programmable gate array) platform. The hackathon offered the participants a learning environment where they could practice, collaborate with teammates, share innovative ideas, and enhance their soft skills without any formal educational supervision.

As part of the hackathon, an FPGA board was provided to each participant with a reference design as a baseline for the challenge. In addition, a training workshop was conducted which included basic training in operating the FPGA board, designing in Verilog, running the software toolchain, and machine learning basics. All the necessary tools, training workshop recordings, and reference materials were provided online to all hackathon participants.

Through the analysis of the hackathon data, which was performed as a part of this study, we examined students’ perceptions of the required skills prior to the hackathon challenge as well as the day after its completion. A total of 30 students, representing a range of seniority levels at the electrical and computer engineering departments, answered open questionnaires before and after the event. In addition, students were asked to highlight any significant changes in their perceptions following participation in the hackathon. Quantitative and qualitative data extracted from the questionnaires were validated, processed, analyzed, and categorized by engineering education experts. According to our findings, while technical know-how and persistence were considered as essential before and after the event, students testified that the event emphasized the importance of additional skills such as team collaboration, system-level thinking, and hardware-software integration.
Original languageEnglish
Title of host publicationINTED2022 Proceedings
Pages2921-2926
Number of pages6
DOIs
StatePublished - 1 Jul 2022
Externally publishedYes
Event16th International Technology, Education and Development Conference - Online
Duration: 7 Mar 20228 Mar 2022
Conference number: 16th
https://library.iated.org/publications/INTED2022

Publication series

Name16th International Technology, Education and Development Conference
PublisherIATED

Conference

Conference16th International Technology, Education and Development Conference
Abbreviated titleINTED2022
Period7/03/228/03/22
Internet address

Fingerprint

Dive into the research topics of 'RISC-V AND MACHINE LEARNING ACCELERATOR HACKATHON – ENHANCING UNDERGRADUATE STUDENTS’ PERCEPTIONS OF ESSENTIAL CHIP DESIGN SKILLS'. Together they form a unique fingerprint.

Cite this